Regviz

Silicon Labs /EFM32PG23B200F128IM40 /SMU_NS /BMPUPATD0

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as BMPUPATD0

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFM32PG23B210F256IM48/SMU_NS/BMPUPATD0#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (LDMA)LDMA 0 (SEEXTDMA)SEEXTDMA

Description

Set master bits to 1 to mark as a privileged master

Fields

LDMA

MCU LDMA privileged mode
SEEXTDMA

SEEXTDMA privileged mode

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data